MAY-9-03 11:23;

### Y0998426DIV

# Claims 1-17 (Previously Canceled).

- 18. (Currently Amended) A double-gate integrated circuit comprising:
  - a single crystal silicon channel layer,
  - doped epitaxial silicon drain and source regions connected to said channel layer;
- a gate insulating layer covering said channel layer and said doped drain and source regions;

a double-gate conductor [over] on said insulating layer, said double-gate conductor including a first conductor on a first side of said channel layer and a second conductor on a second side of said channel layer;

an upper insulator layer [adjacent] on a first side of said double-gate conductor; and a lower insulator layer on an opposite side of said double-gate conductor from said upper insulator layer,

wherein a thickness of said gate insulating layer is independent of a thickness of said upper insulator layer and said lower insulator layer.

- 19. (Original) The double-gate integrated circuit in claim 18, wherein, said tirst conductor and said second conductor are self-aligned by said doped regions and said gate insulating layer.
- 20. (Original) The double-gate integrated circuit in claim 18, wherein said doped drain and source regions comprise silicon epitaxially grown from said channel layer.
- 21. (Original) The double-gate integrated circuit in claim 20, wherein said epitaxially grown silicon includes one or more of Si, Ge, C, N and an alloy.
- 22. (Currently Amended) [The double-gate integrated circuit in claim 18] A double-gate integrated circuit comprising:

#### Y0998426DIV

a channel layer,

doped drain and source regions connected to said channel layer;

a gate insulating layer covering said channel layer and said doped drain and source regions;

a double-gate conductor on said insulating layer, said double-gate conductor including a first conductor on a first side of said channel layer and a second conductor on a second side of said channel layer;

an upper insulator layer on a first side of said double-gate conductor; and

a lower insulator layer on an opposite side of said double-gate conductor from said upper insulator layer, wherein a thickness of said gate insulating layer is independent of a thickness of said upper insulator layer and said lower insulator layer,

wherein said drain and source regions comprise amorphous silicon and silicon epitaxially grown from said channel layer.

- 23. (Original) The double-gate integrated circuit in claim 18, further comprising a substrate connected to said lower insulator layer, wherein said drain and source regions comprise silicon epitaxially grown from said channel layer and from said substrate.
- 24. (Canceled).

#### Please add the following new claims:

- 25. (New) The double-gate integrated circuit in claim 22, wherein, said first conductor and said second conductor are self-aligned by said doped regions and said gate insulating layer.
- 26. (New) The double-gate integrated circuit in claim 22, wherein said doped drain and source regions comprise silicon epitaxially grown from said channel layer.
- 27. (New) The double-gate integrated circuit in claim 26, wherein said epitaxially grown silicon includes one or more of Si, Ge, C, N and an alloy.



MAY-9-03 11:23;

#### YO998426DIV

- (New) The double-gate integrated circuit in claim 22, further comprising a substrate 28. connected to said lower insulator layer, wherein said drain and source regions comprise silicon epitaxially grown from said channel layer and from said substrate.
- (New) The double-gate integrated circuit in claim 22, wherein said channel layer 29. comprises a single crystal silicon layer.
- (New) A double-gate integrated circuit comprising: 30. a single crystal silicon channel layer; doped epitaxial silicon drain and source regions connected to said channel layer; a gate insulating layer covering said channel layer and said doped drain and source regions;

- a double-gate conductor on said insulating layer, said double-gate conductor including a first conductor on a first side of said channel layer and a second conductor on a second side of said channel layer; and

an upper insulator layer on said double-gate conductor, \_ \_

wherein a thickness of said gate insulating layer is independent of a thickness of said upper insulator layer.

- 31. (New) The double-gate integrated circuit in claim 30, wherein, said first conductor and said second conductor are self-aligned by said doped regions and said gate insulating layer.
- 32. (New) The double-gate integrated circuit in claim 30, wherein said doped drain and source regions comprise silicon epitaxially grown from said channel layer.
- 33. (New) The double-gate integrated circuit in claim 32, wherein said epitaxially grown silicon includes one or more of Si, Ge, C, N and an alloy.

## YO998426DIV

34. (New) The double-gate integrated circuit in claim 30, wherein said drain and source regions comprise amorphous silicon and silicon epitaxially grown from said channel layer.



- 35. (New) The double-gate integrated circuit in claim 30, further comprising a substrate connected to said lower insulator layer, wherein said drain and source regions comprise silicon epitaxially grown from said channel layer and from said substrate.
- 36. (New) The double-gate integrated circuit in claim 30, wherein said channel layer comprises a single crystal silicon layer.